local oscillator

(redirected from PLL)
Also found in: Thesaurus, Acronyms, Encyclopedia.

local oscillator

n
(Electronics) electronics the oscillator in a superheterodyne receiver whose output frequency is mixed with the incoming modulated radio-frequency carrier signal to produce the required intermediate frequency
ThesaurusAntonymsRelated WordsSynonymsLegend:
Noun1.local oscillator - an oscillator whose output heterodynes with the incoming radio signal to produce sum and difference tones
heterodyne receiver, superhet, superheterodyne receiver - a radio receiver that combines a locally generated frequency with the carrier frequency to produce a supersonic signal that is demodulated and amplified
oscillator - generator that produces sonic oscillations or alternating current
References in periodicals archive ?
6, which is a free-to-download software tool that facilitates PLL/synthesizer designers in getting the best performance from ADI s leading portfolio of PLL solutions.
Any jitter or phase noise in the output of a PLL used in these applications abruptly degrades the performance of the system (Salvatore Levantino, Stefano Pellerano, 2004).
With this morphology, a diagnosis of chronic lymphoproliferative disorder with possibilities of PLL and hairy cell leukemia (HCL)-variant was made and immunophenotyping was advised.
MOSAID's memory controller and PLL solutions in 65nm resolve real-world design problems of performance, power and risk.
today announced the successful deployment of an ultra-wideband (UWB) chip incorporating MOSAID Maestro(TM) fractional PLL technology.
Consequently, the loop bandwidth of the repeater's PLL must be low enough so that any jitter that is transferred is at a frequency that can be reliably tracked by the downstream receiver's CDR.
View ADI's complete portfolio of market-leading PLL synthesizers: http://www.
We continue to enhance and refine our PLL products to meet the power, noise and space requirements of our customers.
Whenever the built-in Intelligent Dynamic Clock Switch (IDCS) detects a failure on one of the two clock inputs, it automatically switches the PLL reference clock to the other input while minimizing the output phase transient.