Initial multicore chip architectures depended on a set of protocols that assures that each core has the same view of the system's memory, a technique called cache coherency.
This outstanding performance was accomplished by leveraging NEC's high performance cross-bar switching technology, which supports up to over 100GB/s aggregated throughput, and its unique addressing network technology for high speed cache coherency control.
All content on this website, including dictionary, thesaurus, literature, geography, and other reference data is for informational purposes only. This information should not be considered complete, up to date, and is not intended to be used in place of a visit, consultation, or advice of a legal, medical, or any other professional.