SRAM

(redirected from SRAMs)
Also found in: Encyclopedia.
Related to SRAMs: SARMS

SRAM

 (ĕs′răm′)
n.
Static RAM.
References in periodicals archive ?
The product has been designed as a drop-in replacement for standard asynchronous SRAMs and is targeted for systems that collect and store data where power levels can vary or be lost suddenly, such as set-top boxes, automotive telematics and industrial applications.
3 volts, and uses less operating current than standard SRAMs, which results in lower operating power.
As a major enhancement to Ramtron's existing parallel FRAM product line, the FM20L08 provides fully compatible SRAM timing with address transition detection (ATD), which allows users to change addresses while leaving the chip enable active.
to purchase asynchronous FAST or Low Power SRAMS at info@alliancememory.
3V and 5V asynchronous SRAMS used with mainstream digital signal processors (DSPs) and microcontrollers.
Tests of experimental chip with 512-Kbit SRAMs employing this technique have confirmed stable operation over a wide temperature range (-40YUC to 125YUC) and a larger operating voltage range margin with respect to process variations.
Chip Design Approach Maintains SRAM Stability Despite Temperature and Process Variations and Achieves the World's Smallest Level Memory Cell Area: 0.
The single transistor bit cell used in 1T-SRAM memory results in the technology achieving much higher density than traditional four or six transistor SRAMs while using the same standard logic manufacturing processes.
The single transistor bit cell used in 1T-SRAM memory results in the technology achieving much higher density than traditional six transistor SRAMs while using the same standard logic manufacturing processes.
Specifications for QDRII+ and DDRII+ SRAMs will be publicly available on the QDR SRAM web site (www.
These companies cooperate in the development of the QDR family of networking SRAMs.
It uses a single transistor cell to achieve its exceptional density while maintaining the refresh-free interface and low latency random memory access cycle time associated with traditional six-transistor SRAM cells.