wait state


Also found in: Acronyms, Encyclopedia, Wikipedia.
Translations

wait state

n (Comput) → Wartezyklus m; with zero wait statesohne Wartezyklen
References in periodicals archive ?
The WAIT state is the state of waiting for the instructions to be executed, which enables the reading of the following instruction (ROM).
Instead, they are tools that help reduce non-value-added activity, process variation, transaction cost, overproduction and materials/WIP "wait states." A systems strategy that matches tools with critical processes, and then integrates the tools to provide optimum management visibility, maximizes throughput and supports organizational improvement.
By the assumption that collision avoidance is enforced at each node, no node is allowed to transmit data frames continuously, i.e., each node must transit to the wait state after a successful or failed transmission.
Teaming with raw materials suppliers helps minimize the amount of raw materials in wait state. Integration of data collection, test, labeling and packaging minimizes labeling defects and ensures adequate traceability and configuration management data are stored, while streamlining an otherwise complex operation in a high-mix environment.
That's a powerful way to establish trigger conditions because you can put the ELA into a 'wait state' until another condition occurs that moves the machine to a different state to initiate a trigger."
The focus must shift from simple resource metrics to time--the time spent on every process, query, wait state, and contribution to time from storage (I/O and latency), networking, and other components supporting the database and the application.
The devices contain advanced memory architectures with up to 384KB of multi-port SRAM memory out of which 256KB can be configured as tightly coupled memory delivering zero wait state access at 300MHz.
Products in wait state at any point in production are essentially stagnant money merely sitting on the floor.
The Z16F CPU instruction set has been optimized for near single-cycle instructions yielding up to 20 MIPS at 20 MHz, combined with large zero wait state internal Flash, powerful math functions, 32-bit ALU supporting 8-, 16-, and 32-bit operations, embedded 32x32 multiply/64x32 divide operations, and 16-bit bus widths and external 16-bit bus.